

00R00421

Driving arrangements for active matrix LCDs

00000000-00000000

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION:

A first aspect of the invention relates to driving
5 arrangements for active matrix liquid crystal displays
(LCDs).

2. DESCRIPTION OF THE RELATED ART:

Figure 1 shows a typical Active Matrix Liquid
10 Crystal Display (AMLCD) 2 comprising N rows and M columns
of pixels 4. The boxes at the periphery of the matrix
represent the display driver electronics, comprising a scan
driver 6 with outputs connected to each row of pixel
transistor gate electrodes (not shown), and a data driver
15 with outputs connected to each column of pixel transistor
source electrodes (not shown). The scan driver 6 and data
driver 8 can be either analogue or digital, and can be
implemented in IC technology or else monolithically using
Thin Film Transistors.

20

In a typical AMLCD with digital drivers, an external
LC controller IC supplies to the data driver a stream of
digital image data, together with timing and control signals.
The image data is usually clocked into an array of input

registers in a line-sequential, fixed n-bit parallel RGB format, under the control of the data clock and the line (horizontal) synchronisation pulse. Once a line of n-bit RGB data has been read into the input registers, it is transferred into an array of n-bit storage registers. During the time that the subsequent line of input data is being sampled into the input registers, the data in the storage registers is input to an array of n-bit Digital-to-Analogue Converters (DACs) in order to provide analogue voltages for driving the M data lines of the active matrix. The row-sequential outputs of the scan driver determine which of the N rows of pixel transistors is activated in order to receive the data on the data lines.

In a typical AMLCD with analogue drivers, the external controller IC supplies to the data driver an analogue video signal, together with timing and control signals. There are two main types of analogue data driver, referred to as line-at-a-time or point-at-a-time. In a line at a time data driver, one line of image data is read onto storage capacitors in the driver, before being applied to the active matrix through analogue buffers. Alternatively, in a point-at-a-time analogue driver, the video data is written directly to the data lines of the active matrix,

through sampling transistors which are controlled by the timing generator of the driver.

5 An example of a typical LC controller IC 10 is shown in Figure 2. The controller can take input video data in either luminance and chrominance format or RGB format, and supplies either analogue or digital gamma-corrected RGB to the LC data drivers of an active matrix display. On-screen display data, for example user-interface functions such as
10 brightness etc., is supplied by the SRAM memory 12, and used to overwrite the video data in the display mixer circuit 14 shown.

15 From the above description of a standard fixed-format display, it is apparent that the power consumption of the data driver, the controller IC and the display is essentially constant. Typical sources of power consumption within the data driver and IC controller include the data sampling circuits, the distributed clock and timing signals
20 and the DAC and amplifier circuits.

Within the field of mobile communication and information products, such as internet mobile phones and Personal Digital Assistants (PDAs), there is a need for

displays which are capable of showing a variety of image formats whilst at the same time minimising power consumption. An example of such an application is illustrated in Figure 3, which illustrates a conceptual mobile telephone handset capable of showing a variety of image formats, in accordance with the application that is running on the handset. Desirable image formats include high quality video data or high-resolution colour text and video overlay through to low resolution standby graphics or low frame-rate text.

Standard digital data drivers and controllers, of the type described above can meet the requirements for driving an active matrix display with video and high-resolution colour graphics, with typically 6 to 8 bits per RGB and 60Hz frame rates. However, this solution consumes unnecessary power in circumstances when the input image is of lower quality, for example with reduced colour resolution and/or frame-rate.

In order to overcome the above problem, and to support a plurality of input sources for overlay functions, the applicant has proposed a multi-format digital data driver 16 and active matrix display, as illustrated in Figure 4. In this type of data driver, the mode of operation

is controlled by simple Format Control Signals (SB, MB, NB and FRC). The format is selected in order to optimise the power consumption in accordance with the type of data to be displayed. Example operating modes are: monochrome, colour of various resolution (bit-plane) settings, 1 bit per colour data overlay (superimpose) function and reduced frame-rate driving.

The multi-format driver 16 takes standard clock and control signals and a plurality of image data inputs, for example a colour grey-scale input and a binary colour input. The grey-scale input, $D(1:n+m)$, is a parallel input of $n+m$ bit width, where m corresponds to the number of most significant data bits of the grey-scale and n to the number of least significant data bits of the grey-scale. The input is represented as $D(1:n+m)$ because it contains bits 1 to $n+m$. This input supplies grey-scale pixel image data with one of two resolutions: high resolution where all $n+m$ bits are read by the driver 16, and low resolution where only the m MSBs are read by the driver 16. The binary input, D , is a 1-bit input which supplies independent black/white pixel image data.

The operation mode of the multi-format driver 16,

i.e. the driver format, is controlled by the format control signals, also indicated in the diagram. In the example shown, three Bit-Resolution Control (BRC) control signals, SB, MB and NB are supplied, together with a Frame Rate Control (FRC) signal. The bit-resolution signals are distributed where necessary to the components of the multi-format driver 16 so that a particular driver format can be enabled with the lowest possible power consumption.

Figure 5 shows the trade off between the image quality and the power consumption, where it can be seen that the lowest power consumption is for one bit text data, and the highest power consumption is for n+m (e.g. 6 bit) video data with 1 bit overlay text.

The table in Figure 6 shows an example of how three bit-resolution signals SB, MB and NB, can be used to select the five possible driver format modes shown in Figure 5. Each control signal is responsible for enabling specific circuits within the multi-format driver 16, as shown in Figure 7. SB enables the circuitry 18 associated with the single input data stream, D, which is used during the 1 bit display mode and when the overlay function is applied. MB enables the circuitry 20 associated with the most

significant bits of the grey-scale input, $D(n+1:n+m)$. NB enables the circuitry 22 associated with the least significant bits of the grey-scale input, $D(1:n)$. In addition to the input signal combinations shown in the table, when all format control signals are 0, the multi-format driver 16 is essentially off.

The variable resolution Digital-to-Analogue-Converter (DAC) 24, shown in Figure 8, is used to convert the input data into analogue format suitable for driving the data lines of the panel. Parts of the circuit which are not used for a particular format, in particular the buffers during low-resolution mode, are disabled to reduce power consumption.

The frame rate control signal (FRC) can be used to enable circuitry for refreshing the active matrix display at slower update rates than the input frame rate. This can be particularly useful for saving power in situations where the input data is not changing, as for example in a static image.

SUMMARY OF THE INVENTION

According to the first aspect of the invention there is provided a driving arrangement and active matrix display as set out in accompanying claims 1 to 16.

5 The invention thus allows the mode of operation of the display, and hence the power consumption and display quality, to be automatically controlled by the format of the input data itself. The operating mode and power consumption of the driver and display are optimised
10 according to the data to be displayed. Therefore maximum battery life is obtained for portable equipment such as mobile communication terminals. The invention can be applied to a wide variety of integration technologies, such as Silicon IC display drivers or poly-Silicon monolithic
15 drivers. The circuit overhead for the additional functionality is very modest, and hence there is a significant value-add for this type of display driver.

20 The invention can be implemented in the discreet controller IC, or else distributed within the driver ICs which can be connected to the active matrix by direct Chip On Glass (COG) bonding, or via flexible circuit connections. Alternatively, the circuits may even be integrated monolithically onto the same substrate as the active matrix

devices, using Thin Film Transistor (TFT) technology such as high or low temperature poly-Silicon. The invention is particularly applicable to the control circuitry for mobile information displays, where power consumption is of prime importance.

A second aspect of the invention relates to power reduction in liquid crystal displays. More particularly, the invention relates to a method of reducing the power required to display a sequence of digital images on a liquid crystal display, and to hardware for implementing this method.

Sometimes liquid crystal displays are used to display images which may remain static, or substantially static, for a period of time. In the prior art this has resulted in energy being wasted by continuing to refresh the image at the same rate, even though the image is static. The invention reduces power consumption by reducing the rate at which the liquid crystal display is updated in such circumstances.

It is known to use a linear feedback shift register (LFSR) to generate an image signature, but not in the

context of reducing the power consumption of a liquid crystal display.

5 US 5,528,602 (West et al) describes use of a linear feedback shift register (therein referred to as an MISR) for determining the length of a stream of data corresponding to a video image to be displayed.

10 US 3,976,864 (Gordon et al) describes a method for fault-testing digital apparatus. Digital words, derived from binary voltages arising at a point in the circuit under test, are fed into a suitably clocked feedback shift register. After a predetermined delay the register outputs a signature word, characteristic of the
15 behaviour of the circuit. Two signatures, derived at different times, may be compared.

US 5,862,150 (Lavelle et al.) describes use of an LFSR to generate an image signature.

20

According to the second aspect of the invention there is provided a method, a data analysis means, and a liquid crystal display device, as set out in accompanying claims 17 to 40.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the invention will now be described,
5 by way of example only, with reference to the accompanying
drawings, in which:

Figure 1 shows a typical active matrix display
with analogue or digital drivers;
10

Figure 2 shows a typical active matrix display
controller IC;

Figure 3 shows a conceptual application of
multiple format image data;
15

Figure 4 shows a multi-format digital data driver;

Figure 5 shows power consumption versus image
quality for a multi-format display;
20

Figure 6 shows a table of format control signals
and selected display formats;

Figure 7 shows the power control of the data sampling circuits of a multi-format driver;

5 Figure 8 shows variable resolution digital to analogue conversion;

Figure 9 shows an embodiment of the invention, achieving content driven display format control.

10 Figure 10 shows the functional components of the data analysis means of Figure 9;

15 Figure 11 shows a generalised timing diagram for the data analysis means;

Figure 12 shows an embodiment of the data analysis means used to generate bit-resolution control signals.

20 Figure 13 shows a timing diagram for the bit-resolution control embodiment of Figure 12;

Figure 14 shows an embodiment of the data analysis means used to detect a static image and to output a Frame Rate Control Signal.

Figure 15 shows a data analysis arrangement for analysing image data supplied to the data driver of a liquid crystal display;

5

Figure 16 shows an active matrix liquid crystal display provided with data and scan drivers, and also with the data analysis arrangement of Figure 15;

10

Figure 17 shows a 4 stage linear feedback shift register (LFSR) suitable for use in the data analysis arrangement of Figure 15;

15

Figure 18 shows how additional logic gates can be added to the arrangement of Figure 17 to allow the LFSR to produce a signature of a data set;

20

Figure 19 shows the generation of sub-signatures for a first image; and

Figure 20 shows the generation of sub-signatures for a second image which represents a translation of the first image by a distance of one pixel to the left.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A simplified block diagram of an embodiment of the invention is shown in Figure 9. A data analysis means
5 26 operates on input data, under the control of display timing signals in order to generate format control signals for a programmable multi-format digital data driver 28. The data analysis means 26 can be implemented remotely from the display driver 28, say within the LC controller
10 (not shown), or it can be distributed within the data driver 28 itself.

Figure 10 shows a generalised view of the functional components within the data analysis means 26,
15 which comprises two main functional units: a data analysis unit 30, and a format control register 32.

Within the data analysis unit 30 there exists an array of analysis logic blocks 34 which operate on the
20 plurality of digital image data inputs during each frame of data. The logic blocks 34 can be simple combinational logic for detecting particular bit-sequences or bit-activities within the input data stream, or else they can be more complex functions such as adders or counters.

5 The outputs from the logic blocks 34 are latched in an array of temporary registers (represented by the SR block in Figure 10, and Figure 12 for example shows 3 such temporary registers), which are reset at the start of each frame of data, using for example the Vsync vertical synchronisation pulse. Each frame is made up of N lines, and a vertical and horizontal synchronisation pulse occurs at the beginning of each frame and line respectively.

10

At the end of the frame of data the analysis results for that frame are clocked out of the temporary registers, using for example the gate pulse from the last row of the scan driver, and stored in the Format Control Register 32.

15 The outputs of the format control register 32 are used as the format control signals for the next frame of data.

A generalised timing diagram for the data analysis means 26 is shown in Figure 11. At time T_0 the temporary storage registers 36 are 'reset' by the Vsync signal, which indicates the beginning of a new frame of data. The data enters the data analysis means 26 and is also input directly to the display driver 28, which is pre-configured

20

according to the format control signals derived from the previous frame.

As each new line of data is clocked into the data analysis means 26, the array of logic blocks 34 monitor the data for particular activities or signature patterns, such as the number of bits, or the presence of text data etc. If a particular signature pattern is detected, the relevant logic block outputs a 'high' signal and the corresponding temporary storage registers 36 are 'set'. At time T_1 , the high signal from the scan driver pulse of row N, G_N , indicates that the last row of data has been read into the data analysis means 26 and the results from the temporary storage registers 36 are clocked into the array of format control registers 32.

During the time between T_1 and T_2 , the format control signals are used to re-configure the multi-format digital data driver 28 for the next frame of data, into the optimum or lowest power configuration for data of the same type as that received during the current frame.

Figure 12 shows an embodiment of the data analysis means 26 which is suitable for driving a multi-format

digital data driver 28 with the format control signals shown in Figure 6. In this simple embodiment there are two logic blocks 38, 40, three temporary storage registers 42, 44, 46 and three format control signals (NB, MB, SB) to control the bit resolution of the driver 28. During each frame of data, the 'OR' gates 38, 40 detect the presence of activity within any of the MSB image data inputs, the LSB image data inputs or else the text data input. If any activity is detected, the corresponding 'SR latch' (42, 44, 46) is 'set' and the activity signals A_x , A_y and A_z are transferred to the format control register 32 at the end of the frame.

The timing diagram for this embodiment is shown in Figure 13, for various data formats. At time T_1 , all activity signals are reset to 'low' by the frame synchronisation pulse VSync and the format control signals MB, NB and SB remain at the values determined by the previous frame, with MB 'high, and NB and SB 'low' i.e. the driver 28 is configured into m-bit mode. During the first frame of data, at time T_2 , the MSB activity-signal A_x goes high immediately (as indicated by arrow 48), indicating that m-bit data is present. At time T_3 , the data analysis means 26 detects activity in the LSB data as well

as the MSB data, and so the activity-signal A_n goes high also (as indicated by arrow 50). At the end of the frame, all the activity signals are transferred into the format control register 32 at time T_4 . Therefore, the driver 28 is configured into $n+m$ bit mode at the beginning of the next frame also (as indicated by arrow 52). At time T_5 , all the analysis signals are once again reset. At time T_6 , the text analysis signal A_s also goes high (as indicated by arrow 54) so that for frame three the driver is configured into $n+m$ bit mode, with 1-bit overlay also (as indicated by arrow 56), as illustrated in Figure 5.

Figure 14 shows an embodiment of the data analysis means 26 which is used to detect static image data and to output a format control signal which can be used by the multi-format driver 28 to disable the refresh of the liquid crystal, until such a time as is required by pixel leakage considerations. The basic operation of this embodiment is as follows.

At the heart of the analysis means 26 is a check-sum unit which is reset at the beginning of each frame of data and which performs a running addition of the input data within the frame. The output of the

check-sum unit 58 is connected to a comparator 60 which compares the current check-sum with the check-sum from the previous frame. The comparator 60 outputs a 'high' logic level if the check-sum for the current frame, n, is the same as the check-sum for the previous frame n-1.

At the end of the frame n, the output from the comparator 60 is transferred to the format control register 32, and the check sum for frame n is transferred into a latch 62, ready to be compared with the check sum for the next frame of data.

Although the described embodiment updates the display mode of the data driver after every frame, other intervals are possible. For example, the data driven display mode could be updated after each line of input data is analysed.

Specific exemplary embodiments relating to a further aspect of the invention will now be described.

In the embodiment described here, a digital signature is generated by a linear feedback shift register (LFSR) described in more detail below with reference to

Figures 17 and 18.

Figure 15 shows a data analysis arrangement 102 which creates a signature (being a numerical value) for each frame of image data, and compares the signatures of successive frames to establish whether the frames have changed. If two successive signatures are found to be identical, then it is deemed likely that the display is showing a static scene, and the display is then set to "ignore" or "skip" (i.e. not update) one or more successive frames of image data. This allows the frequency at which information is updated on the LCD to be controlled in a manner which minimises power consumption by avoiding unnecessary refreshing of the LCD.

One way to compare two successive frames is to perform a simple bit count of all bits in the image. However, two images with the same bit count are not necessarily identical, and the use of an LFSR provides a more robust method of comparing successive images.

Figure 15 shows a data analysis arrangement 102 which comprises a linear feedback shift register (LFSR) 104, latches 106, 108 and 110, and a comparator 112. The

LFSR 104 produces a signature of each frame of data, and is reset at the beginning of each frame of data by a VSync signal. The output of the LFSR 104 is connected to the comparator 112, which compares the signature for the current frame with the signature stored by latch 108 from the previous frame. The comparator 112 outputs a "high" logic level if the signature for the current frame, n, is the same as that for the previous frame, n-1.

At the end of each frame, the output from the comparator 112 is transferred to latch 110, and used to provide a frame rate control signal for the next frame.

Figure 16 shows how the data analysis arrangement 102 provides control signals to the data driver 114 of an active matrix liquid crystal display 116, which is also provided with a scan driver 118. The data analysis arrangement 102 receives image data from a frame store 120, and may also provide a control signal back to the frame store 120, as described in greater detail below.

In the embodiment described here, the frame of image data may be divided into more than one part with separate signatures generated for each part. For example,

image data corresponding to a first image filling the upper half of a display screen is used to form a first signature ('1u'). Data corresponding to the lower half of the screen is used to form a second signature ('1d') for the first frame. These signatures may then be compared with those derived for a second frame ('2u') and ('2d'), and the two halves of the screen updated according to a result of these comparisons. For example, a set of static icons might appear in the upper half of a screen whilst a moving graphic appears in the lower half of a screen. In this event 1u and 2u will be identical, whilst 1d and 2d will differ. The lower half of the screen might then be updated in both frames one and two, whilst updating of the upper half of the screen might be disabled for some number of subsequent frames. It is clear that this process can be extended to allow for multiple signatures corresponding to multiple areas on a display. The positioning, size and or number of areas chosen for frame-to-frame comparison might vary over time.

Furthermore, not all bits used to set the brightness level of a pixel have to be used in forming the signature of an image. For example consider an 8-bit image. Each RGB sub-pixel of a display may then show

any of $2^8-1 (=255)$ brightness levels. The 8-bits corresponding to a brightness level may be grouped into higher and lower order parts (most significant bits (MSB's) and least significant bits (LSB's)) with, for example, the
5 difference between brightness states corresponding to a change in the highest MSB (for example the two states 10000000 and 00000000) being large, whilst the brightness difference arising as a result of a change of LSB (00000001 and 00000000) may be very slight. In forming a signature
10 of an image it may be sufficient to use only a subset of the bits (for example only the 7 highest bits) for each pixel i.e. it may be sufficient to treat two images as identical (i.e. have them give rise to identical signatures) in the event that differences occur only in
15 one or more LSB's.

In the embodiment described here, in the event that the signatures of two frames are equal it is desirable (in order to save power) to inhibit both the updating of
20 pixels on the active matrix liquid crystal display 116, and also to inhibit the original writing-out of data from the frame store (or frame buffer) 120.

Figure 16 shows this feature. Here the data

analysis arrangement 102 controls both the timing on-panel (i.e. frame rate) and also (via a data enable line 122) whether data is written out by the frame store 120 (also termed a 'frame buffer' or VRAM in the literature) to begin with.

Figure 17 shows an example four-stage LFSR 104. The register consists of four DQ flip-flops 124. At an appropriate clock signal (for example a rising edge) on a clock signal line 25, the input voltage bit present at the D input of each flip-flop 124 is clocked through to the respective Q output where it is held until the next clock signal. The voltages present at the register output (Q4) and a so-called 'tap-point' (here Q3) form inputs for an XOR logic gate 126. The output of XOR gate 126 is fed-back to the input (D1) of the register.

The consequence of this feedback arrangement is that the four voltage bits (which together can be taken to constitute a 4-bit digital word) at Q1-Q4 are caused to cycle through a pseudo-random sequence i.e. a sequence of 4-bit words which, although deterministic, presents no obvious pattern of change. For example, if we suppose that at an initial time Q1-Q4 hold the 4-bit word '1111'

(typically the LFSR 104 will be provided with additional circuitry - not shown - to allow it to be preset to an initial state as will be well known by those skilled in the art), then the following sequence of words is generated by repeatedly clocking the shift register:

5
1111
0111
0011
10 0001
1000
0100
0010
1001
15 1100
0110
1011
0101
1010
20 1101
1110

After passing through these fifteen states the register returns to state '1111'. A 4-stage LFSR with a

tap at Q3 is a maximum length LFSR in that it cycles through the largest number of distinct states before repetition of a state. A maximal length LFSR with a given number of stages may require multiple tap-points. Tap points for maximal length LFSR's have been tabulated in the literature. For example an 18-stage LFSR with tap point at Q11 will cycle through 262143 distinct states in pseudo-random fashion. It can be preferable to choose LFSR's with tap points producing maximum cycle length, however the invention is not restricted to such choices and other tap points can be chosen.

As shown in Figure 18, additional logic gates (for example XOR gates 28) can be used to allow a signature of a data set to be processed by an LFSR. Figure 18 shows an example of the input of a 4-bit word $d(1:4)$ into a 4-stage LFSR (in general the LFSR may have more stages than d -inputs). If the LFSR initially contains the word $Q1-Q4 = '1111'$ and if at all times $d(1:4) = '0000'$, then the register will simply repeat the fifteen-word cycle listed above. In general however, if word $d(1:4)$ alters between clock cycles, then this will impact upon the sequence of states of the LFSR. For example, two identical LFSR's, loaded with an identical initial state (for example

Q1-Q4='1111'), and clocked repeatedly with however inputs d(1:4) varying differently for the two LFSR's, will in general store different words Q1-Q4 after a large number of clock cycles. Word Q1-Q4 will then be a 'signature' of the history of the sequence of inputs inputs (d1:4), two differing sequences of d(1:4) inputs leading in general to differing signatures Q1-Q4.

In this embodiment, the 'd' input data is digital data corresponding to an image to be displayed on the active matrix LCD 116. A digital signature is formed for the image by consecutively clocking the digital words (which correspond to the brightness level of each pixel) comprising the image into the LFSR 104, with a signature of the image being read out after all pixel data in the image has been processed.

For example, in a 6-bit display system each red, green and blue (RGB) sub-pixel of the display has its brightness set by a 6-bit word. Equivalently, the colour of each RGB pixel triad is set by an 18-bit word. A signature of a full frame of image data can be formed by consecutively clocking all 18 bit pixel words into an LFSR having e.g. 18 stages. If the screen comprises e.g. 307200

5

10

20

to some small camera-shake. It may be advantageous to treat two such consecutive images as identical. This may be achieved by using two or more signatures per each frame of image data as will be understood with reference to figures 5 and 6.

Figure 19 represents an image frame displayed on an LCD consisting of a 6x6 array of pixels (in practice a high quality display may have, for example, more than 100,000 pixels). Figure 20 shows a subsequent frame of data. It is clear in this example that the image has suffered a translation of one pixel, but is otherwise identical. It may be the case that these images are intended to be identical, with the translation having arisen only as a result, for example, of inadvertent camera shake at the image source. Two LFSR's (or one suitably time-multiplexed LFSR) may be used to detect translation of an otherwise unchanging image.

We consider forming a signature (or "sub-signature") 'A1' of the pixel data for all pixels entirely falling within line 'A' in the first frame (shown in Figure 18). A second signature 'B1' is also formed for pixel data for all pixels entirely falling within line 'B' in

the first frame (Figure 19). This process is repeated in the next frame (Figure 20) to form corresponding signatures 'A2' and 'B2'. Signatures A1 and B1 are then compared with A2 and B2. It will be clear from the positioning of regions A and B, that signatures A1 and B2 will be identical. Therefore by the steps of

1. Forming a signature in each of two frames, for each of two regions, translated by a distance of one pixel, and
2. Comparing the signatures in frame n with those of frame n+1

situations in which an image has been merely translated without changing may be identified.

In figures 19, 20 the regions of LFSR signature analysis permit only right-going translations by one pixel distance to be detected. It will be clear that the generation of for example, eight signatures per frame, corresponding to eight suitably arranged areas A,B,C... will permit detection of a simple translation of an otherwise unchanging image in any of the up, down, left, right and four diagonal directions. Equally, simple translations of more than a single pixel distance may be detected by similarly forming appropriate multiple signatures corresponding to appropriate pixel regions.

It will be noted in figures 19 and 20 that those pixels at the edge of the image are not included in the generation of an image signature. This can be beneficial, for example, in the case that the image translation arises as a consequence of camera judder, where for example, a movement of the camera may bring new elements of a scene into view. This may cause those pixels along the edge of the display to then receive new data, although the rest of the image is otherwise unchanged. It can thus be beneficial to exclude data corresponding to a layer of one or more pixels at the edge of the display when forming signatures in this embodiment.

It is well known to DC balance a liquid crystal display. In operation, a liquid crystal pixel has a voltage developed across it. The voltage is defined between a pixel electrode on one substrate of the LCD and a counter plane electrode on the other substrate. Opposite polarities result in identical brightness levels for the pixels since common LCD's are insensitive to voltage polarity. Nevertheless, it is found to be beneficial to alternate the polarity of voltage applied to liquid crystal pixels over time, to avoid problems such as drift

of ionic impurities in the pixel which can degrade image performance.

5 In a simple exemplary DC balance scheme, if all pixels are to show a brightness corresponding to a 3V data state for two consecutive frames, then in a first frame all pixels may be switched to +3V and in the next frame -3V.

10 It will be appreciated that a decision to not update a frame of data could interfere with DC balance. Consider an image which remains identical for many successive frames, and consider an embodiment of the current invention in which a third, sixth, ninth etc.
15 frames are accordingly not updated on the display. We consider a simple DC balance scheme in which all pixels receive the same polarity (either positive or negative) data in any one frame time. In a first frame we suppose all pixels receive positive voltage data. To ensure DC
20 balance, in the second frame all pixels then receive negative voltage data. Since the third frame is not updated however, this results in the pixels retaining negative voltage data for the entirety of frames two and three.

In this embodiment, the system is arranged so that after not updating frames, the same polarity is used for subsequent frames as has been used during the non-updated frames, so that DC balance is retained over time.

In the case of the current example therefore, frame four is again updated with negative voltage data (since three was not updated and was negative). DC balance then continues as normal with frame five updated with positive data. Frame six is not updated, and therefore all pixels retain the positive voltage data applied in frame five. Frame seven is updated with positive voltage data since frame six was not updated and was positive, etc.

It will be seen that in this manner DC balance is retained over time, since, over a long time period, pixels are driven with positive polarity data as often as with negative polarity data .

More complex DC balance schemes exist. For example 'row inversion schemes' in which all even numbered rows may receive positive voltage data in an nth frame whilst

all odd numbered rows receive negative voltage data in the same frame. In the (n+1)th frame these polarities are reversed. In this case the above embodiment is still applicable. It is only necessary that a record (for
5 example a 1bit flag) be kept to determine whether, in a previous frame, whether all the even rows received positive or negative data. This same pattern of row polarity is then applied in the first frame to be updated following a period in which the image was not updated.

TOP SECRET